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1.0 SCOPE
This report is prepared by Harris Government Communication Systems Division
for NASA Lewis Research Center under contract NAS3-25087. It is written in
accordance with SOW section 4.0 (d) as detailed in section 2.6. The purpose of this
document is to provide a summary of the program, performance results and analysis, and
a technical assessment.
2.0 APPLICABLE DOCUMENTS
Task H Report
Task HI report
Task IV report
TDE ATP - ESD 23412
BCH ATP - ESD 22580
HARRIS-NASA BCH ASIC Data Sheet
3.0 REQUIREMENTS
The purpose of this program was to develop a Flexible, High-Speed CODEC that
provides substantial coding gain while maintaining bandwidth efficiency for use in both
continuous and bursted data environments for a variety of applications. A key objective
was to develop a highly integrated ASIC that would be suitable for use as a building
block in various communications systems. The proposed Harris system consisted of
implementing a hard decision, triple error correcting, block codex: on an ASIC. A Bose-
Chaudhuri-Hocquenhem (BCH) code was selected. It also included development of a
Chase Algorithm, soft decision appliqud built around several of the BCH ASICs to
further increase coding gain. Test and Demonstration Equipment (TI)E) was also to be
developed to verify and exercise the codecs.
Harris proposed a coding system consistent with the requirements specified in
SOW section 3.1.1:
(a) The BCH ASIC shouldprovideup to4 dB of codinggain. The softdecision
appliqud,designatedthe FHSC, was to providean additional1.3dB of coding
gain usingsoftdecisioninformation.The code rateshouldrange from 7/8 to
15116.
(b)
(c)
The BCH and FHSC should operate at data rates up to 300 Mbps (information
rate).
The BCH and FHSC should be compatible with QPSK, 8-PSK and I6-PSK
modulation systems.
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(d)
(e)
(0
It should provide continuous or bursted modes of operation with bursts
consisting of from 224 to infinity data bits in increments of 16.
The BCH should be able to switch from coded to uncoded at the encoder, decoder
or both, on a block by block basis with no change in throughput delay.
The BCH should provide error location information to the Chase appliqu_ for soft
decision operation.
The BCH should provide carrier phase ambiguity resolution for QPSK and 16-
PSK modulation modes.
The FHSC should provide carrier phase ambiguity resolution for QPSK, 8-PSK
and 16-PSK, hard decision only, modulation modes.
The interface to the chip should support single symbol widths of 2 or 4 bits as
well as a multiple symbol width of 8 bits for maximum throughput.
The TDE should allow all modes of operation of both the BCH codec ASIC and
the FHSC codec chassis to be exercise6,(using the FI-ISC to test certain modes of
the BCH), providing all data interface, mode control, TDMA controller, and link
simulation functions. This unit should be user configurable.
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4.0 PERFORMANCE,RESULTS
The performance results of the BCH & FHSC codecs as well as the TDE are
provided here per SOW sections 3.1.1 and 3.1.2.
4.1 TDE Performance
The first function of the TDE chassis is to provide data formatting from a gated
serial bit stream (a TX BERT) up to 343 Mbps and convert it to the selected interface
format of either the BCH or FI-ISC eodec, and provide the reverse operation from the
codec to a gated serial bit stream. The TDE has been verified to provide this function
error free at up to 114 Mbps with odd length PN data and up to 250 Mbps with even
length PN data. The performance of the parallel to serial conversion circuitry (the output
portion) on the I/O Formatter circuit card assembly (CCA) degrades to varying degrees at
rates above this and at certain rates below this, had is also data dependent. There are
several reasons this problem exists. This is addressed in the analysis section of this
document along with the solution.
The second function of the TIDE is to,provide the mode control signals to the
codecs as well as generate a specific burst sequence. This "profile" is under software
control via an IBM compatible PC and allows all profile characteristics to be easily
selected by the user. The burst sequence may consist of 1 to 4096 blocks of length 224
to 480 data bits, optionally followed by a single block of different length 224 to 480.
The burst will then repeat after a gap of from 0 to 4096 bits (2,101,248 if the burst
contains only 1 block). This function works as specified in all modes.
The third function is toprovide a link channel simulator for QPSK, 8-PSK and
16-PSK modulation, introducing Additive White Gaussian Noise (AWGND as well as a
carrier phase ambiguity for various Eb/N0's, all under software control via the PC. The
Digital Noise Generator was verified to perform within 0.1 dB of theory for all BCH
modes up to 280 Mbps (although the I/O Formatter problem will not allow a BER
measurement to be performed at this rate). These results are shown in figure 4.1.1.
Performance concerns above 280 Mbps are addressed in the Analysis section.
Due to the descoping of the program, the FI-ISC chassis was not built. Therefore,
many of the FHSC specific modes of the TDE have not been thoroughly tested.
Although the TDE failed to operate at 300 Mbps, all tested modes performed
exactly as designed at lower speeds and all problem areas have been identified as well as
their potential solutions. The outstanding performance of this noise generator is
significant, allowing very accurate testing of the BCH ASIC. Error rates down to 10 -10
along with complete programmability make this design applicable to many situations.
3
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FIG 4.1.1 - Noise Generator BER Performance
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4.2 BCH Performance
The BCH ASIC performance was verified for QPSK, single symbol, burst; 16-
PSK, single symbol, burst; 16-PSK, 8-wide, burst; and 16-PSK, 8-wide, continuous
modes. The BCH performed to within 0.1 dB of theory in each case. The block by
block switching between coded and uncoded, variable block lengths, variable user bits,
carrier phase ambiguity resolution, codeworcl position acquisition, and programmable
lock thresholds were all verified to work exactly as designed. Due to the problems with
the TDE I/O Formatter CCA, the BCH could only be tested at up to 114 Mbps for error
free, odd length PN operation, and 250 Mbps for error free, even length operation. In
addition the BCH was observed to lock up to the data at rates up to 300 Mbps, although
no BER measurements could be made.
The BER performance is characterized in figures 4.2.1 and 4.2.2. Notice in both
plots that the performance difference over the range of codeword lengths is reduced at
lower bit error rates, as expected. Also, note that in the 16-PSK plot the deviation of the
"Coded Actual" curves from the "Coded Theory" curve, as the bit error rate is reduced, is
due to the fact that the "Uncoded Actual" curve diverges from the 'q3ncoded Theory"
curve (i.e. the noise generator is actually off from theory). It is not due to reduced
Codcc performance. This is proved by observing that the coding gain from "Coded
Theory" to "Uncoded Theory" is identical to the coding gain from "Coded Actual" to
"Uncoded Actual".
The singlesymbol continuousmodes forQPSK and 16-PSK (2 wide and 4 wide)
exposed a system levelanomaly withinthe BCH design. The two gated data clocks that
come from the BCH encodcr to clock data from the data source occur early. This
problem existsbecause of the way the cncoder generatesitsinternalblockrnark signal
using the divideddown, 16 wide internalclock (inburstmode the internal16 wide clock
issynched afterblockmark). The resultisthatthe dataclock isgated "on" earlierthan it
should be. Since our TDE always expects thatClock to occur at the same time, the fhst
symbols worth of data clocked out by the TDE isignored by the BCH. This isverified
by measuring the BER which willshow consistenterrorsat the block boundaries (a data
shift).Also, sincethe dataiscorruptedupon entry to the cncodcr, the BCH decoder will
lock up and operatcas usual.This isverifiedby observing thatthe BER does not change
from coded to uncodcd, since therearc actuallyno errorsin the codeword. If the RX
BERT isprogrammed tolook for the 'IX BERT patternwith the leadingand trailingbits
altcredaccordingly,the BERT willshow errorfrecoperation.All BCH lock operationis
valid.The solutionto thisproblem as well as possiblesystem work arounds and a TDE
work around arcdiscussedinthe analysissection.
The throughput delay of the TDE and BCH was measured to be 1002 bits (TX
BERT to RX BERT). This delay remains constant while switching modes, as designed.
Aside from the clock anomaly explained above, all modes of the BCH performed
exactly as designed. These results demonstrate the extensive versatility provided by the
ASIC.
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4.3 FHSC Performance
Due to the descoping of this program the FHSC chassis was not built. The design
was completed and partially simulated. One CCA was completely simulated and wire
wrapped. One CCA is 90% simulated and the remaining 2 CCA's axe yet to be
simulated. These results are included as appendix D of this report.
The TxFormatter card was completely simulated. This simulation verified the
operation of the Tx 8-ary to nibble circuits, the nibble to word circuits, the word to
nibble circuits and the nibble to 8-ary circuits. These circuits perform the input/output
FIFO function needed to interface the users symbols to the ASIC. The timing diagrams
demonstrate this function for QPSK, 8-ary and 16-ary modes of operation. This card was
simulated at a functional level. That is, each function of the design was simulated stand
alone.
The RxFormatter card has been 90% simulated. As with the TxFormatter, the
simulations demonstrate the FIFO function between the USER and the ASIC. In both
7
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designs, the control signals are slaved off of the user generated Block-Mark signal.
Unlike the TxFormatter card the RxFormatter card was simulated by linking each of the
schematic sheets together and letting the design function at a card level. This approach
was found to be very thorough, although more difficult to debug.
The simulation effort proved to be very helpful in demonstrating the functions
provided by the design and caught several subtle errors in the design. In particular it
demonstrates the FIFO functions within the FHSC and its ability to handle arbitrary
delays between the User and the FHSC chassis. These simulation results provide a
potential solution to the problems the TDE experiences at high speeds.
The functions that remain to be simulated are the Hard and Soft Memory circuits,
Pre and Post Log-Likelihood Calculator circuits and the Select Most Likely circuits.
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5,0 TECHNICAL ANALYSIS
5.1 TDE Analysis
The TDE noise generator implements a clock doubler for 8 wide BCH interface
widths. This doubler utilizes an active delay element and an exclusive-or gate to
generate the twice rate clock. We have had problems with these delay elements meeting
their specifications as well as problems setting their delay period. They also distort the
signal and add quite a bit of noise. The result is that the clock doubler only runs up to
about 300 Mbps currently. The clock doubler performance could be improved by
replacing the delay dement with a wire delay. We used lengths of twisted pair to
provide delays in other areas of this design and it proved to be extremely accurate and
much more effective than the active delay dements. This is a simple fix and has
negligible risk.
The parallel to serial converter on the I/O Formatter CCA (IOFC) has several
problems:
(1) Similar problems with the active delay elements. With a minimum clock period
of less than 3 ns it is easy for this problem to degrade performance at speed. The
solution is to replace these active delay elements with wire delays.
(2) Another problem that exists with the IOFC is the clock routing. Several critical
high speed clock lines are fanned out to 5 loads. This creates a lot of distortion
and noise on the clocks. We have determined that at these speeds, fanout should
be limited to 2 loads on critical nodes.
(3) During the initial checkout of this CCA, several modifications were incorporated
utilizing mag wires. Signals at these speeds need to be matched transmission
lines. These mag wires have added another element of unreliability.
(4) The design of the BCH and FHSC codec is dependent on a blockmark signal.
This signal is used throughout the codecs to synchronize events and generate
control and gated clock signals. Due to the varying delay through subsystems,
synchronization must be restored. That is what the blockmark signal is used for.
The TDE design, however, attempts to synchronize events by using active delay
elements to match the subsystem delays. The problem is that as the clock speed
increases the delay becomes longer than the clock period. This causes "dead
spots" in the performance at certain data rates as the clock edges approach
alignment with each other. This is an unreliable and more complicated approach
to the problem.
The solution to items (2) - (4) is to redesign the identified areas of the IOFC, utilizing the
blockmark signal for synchronization, and re-layout the board reducing fanout and using
striplines.
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5.2 BCH Analysis
The only problem with the BCH is that the two gated data clocks that come from
the BCH encoder to clock data from the data source are early. These clocks occur early
due the way the BCH uses a divide-by-16 clock to generate blockmark. This anomaly
can be bypassed by either regenerating the data clock, delaying the data via a register, or
by using blockmark-out to gate the data itself. The data into the BCH is in no way
corrupted, rather the first two symbols provided by the data source are ignored by the
BCH encoder. If the ASIC were redesigned for another reason, a modification could be
made to solve the problem. This only affects the continuous mode and only if the single
symbol interface is selected. The ASIC is fully functional and while this clock data
timing is not as desired, it is completely useable.
5.3 FHSC Analysis
Simulations indicate the design is sound. In particular they demonstrate the
FI-ISC's tolerance to delays between the User and FI-ISC. Completion of this effort
would significantly reduce risk if this chassis is built. Clock rates within the FI-ISC
chassis never exceed 120 Mhz and the FIFO's of the FHSC ensure that arbitrary delay is
not a problem. Based on the simulation results, we believe this design will meet all of its
design goals.
10
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6.0 ASSESSMENT
The BCH codec is adaptable to many applications. The high coding gain and
code rate are extremely valuable. The high data rate capability lends itself well to state
of the art systems. These key features in a small, low power package give the BCH great
potential for use. Significant interest in the BCH from various sources has been
expressed. Harris, on behalf of Harris and NASA, is pursuing a patent on part of the
BCH ASIC design, as well as seeking applications for its use.
The TDE Noise Generator provides a sophisticated test capability. The digital
implementation allows for accurate, versatile, and repeatable test conditions. This design
could be reused easily in the future by NASA.
The FHSC is ready for final simulation and then fabrication. This would provide
NASA with two soft decision codecs capable of being easily interfaced to a NASA
modem and allowing actual system level operation. Harris would like the opportunity to
implement the FHSC chassis, and so demonstrate the Chase algorithm performance.
7.0 APPENDICIES
A
B
C
D
TDE ATP with test results
BCH ATP with test results
BCH Data Sheet
FHSC Simulation Data
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NOTE: ACTUAL TEST RESULTS ARE UNDERLINED ITALICS
!.0 Scope
This document describes the tests necessary to verify proper operation of the
FHSC Test and Demonstration Equipment (q'DE). The DC tests validate the power
supplies and reference voltages. AC tests validate the chassis IO and Block Profiles. The
Performance tests validate the Noise Generator Circuits.
Parallel
_ Printer Cable
( )c )
PC
I
ATP Software -.> ro]
2.0
Signal Generator
Fig 1
Applicable Documents
ESD 22581 BCH Specification
Assy- 17967 TDE Chassis Assembly
Assy- 179704 BCH Card Assembly
ATP Software
"Ix Unit Unlt
3.0 Reauired Test Eauipment
Model Description
WaveTek 3510
O-Scope
Hp 5334A
1630G
Tx660B
Rx660B
T-TBD
Signal Generator
Tektronix 485
Counter/DVM
Hp Logic Analyzer
uWave Logic Data Generator
uWave Logic Error Detector
Converter box (#TBD)
S/N
150154
150873
150389
134450
001
Cal Due
9/92
9/92
lO/92
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4.0 Specifications
4.1 Power Supply
Thc tests shall b¢ pcffon'ncd wkh :
Vcc = +5.0 Volts + 0.25 Volts
Vtt = -2.0 Volts + O. 10 Volts
Vccl = -4.5 Volts + 0.20 Volts
Vet2 = -5.2 Volts + 0.25 Volts
4.2 Environment
The tests shall bc pc_'otmcd at 25 ° C + 5° C
17
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5.0 Test Procedure
5.1 Purpose
The purpose of the following tests is to verify proper electrical chaxactcristics,
functional performance and operational performance of the FHSC test and
Demonstration Equipment.
5.2 DC testing.
5.2.1 DC Power Supplies
The following test verifies the DC voltages with in the TDE chassis. Turn on
TDE and verify the front panel voltage indicator lights light up
+5.0 Volts OK
-2.0 Volts OK
-4.5 Volts OK
-5.2 Volts OK
With the bottom cover off measure the DC voltages at the card.cage
+5.0 Volts 5.04
-2.0 Volts -2.06
-4.5 Volts -4.56
-5.2 Volts -5.20
5.2.2 Reference Voltage
The following test verifies the reference voltages Refl and Ref2 on the back
panel. These axe used to bias the complementary inputs of the Rx BERT. On the back
panel measure the voltages Refl and Ref2. Nominally these voltages should be -1.3
Volts. Use a "T" adapter as the references are open emmiter outputs and must therefore
be terminated to -2V.
-1.2 > Refl > -1.4 Volts
-1.2 > Ref2 > -1.4 Volts
-1.288
-1.296
18
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5.3 AC Performance Testing
5.3.1 Interfaces
The following test validate the Clocks, Data and Block Mark signals out of the
'I'DE chassis. With the Signal generator set to a frequency of 300MI-Iz a power level of 0
dBm, connect the signal generator, the PC and the GB 660B data generator to the TDE
(see fig 2 below).
PC
dr/
TDE
,18
dO
l-
tltQml¢_l_lla"
J13 PN(_ Ou_
I
I
Fig 2
Insert the ATP software into the PC and run it by typing TDE. Set up the test
profile #1.
NOTE: THESE TESTS WERE PERFORMED AT 250 MHz
5.3.1.1 Clocks
The following tests verify the Reference clocks out of the TDE chassis.
Set up profile #1:
FHSC Mode
Bursted mode
Block length = 224
1 block per burst
192 bit times between bursts
16-ary
Uncoded
Using the test box connect the leads to each of _e following signals and verify
the frequency •
1.TxSysClk 015) = 75 Mhz N_LA..._ = (bit_rate/interface_width)
2.TxSysClk 04) = 75 Mhz OK_____ = (bit_rate / interface_width)
3.TxTQSysClk 05)= 75 Mhz L = ((3*bit_rate) / (4*interface width))
19
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Set up profile #2:
FHSC Mode
Bursted mode
Block length = 224
1 block per burst
192 bit times between bursts
8-ary
Uncoded
Using the test box connect the leads to each of the following signals and verify
the frequency :
1.TxSysClk (J15) = 100 Mhz
2.TxSysClk (J4) = 100 Mhz
3.TxTQSysClk 05)= 75 Mhz
= (biLrate / interface_width)
OK = (biLrate / interface_width)
OK = ((3*bit_rate) / (4*interface_width))
Set signal generator to 150 MHz.
Set up profile #3:
BCH Mode
Bursted mode
Block length = 224
1 block per burst
192 bit times between bursts
QPSK Single-symbol
Uncoded
Connect the clock output of the data generator to the 485 O-Scope and verify the
clock is gated on for 1.5 uS and off for 1.5 uS. Verify the frequency displayed by the
data generator is 75 MHz (i.e. 150 MHz with a 50/50 duty cycle).
Frequency = 75Mhz OK
Connect the TxDataClk Out on J4 to the RxDatClk In J12. Connect the PN Clock
Out J13 of TDE to the Converter box and the output of the test box to the 485 O-Scope
and verify the clock is on for 0.75 usec and off for 0.75 usec.
Clock is off for 50% of the time QK
5.3.1.2 Blockmark and Data
The following tests verify the Data and Block Mark signals of the TDE chassis
for different profiles. Connect the differential inputs of the Converter box to TxData Out
P2 connector and verify activity on DO -D3 and TxBlkMk.Verify TxUnCoded and
TxMode (note : TxMode signals are single ended).
20
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DO-DOpins l&9
D1 -D1 pins2&10
D2 -D2 pins3& 11
D3 -D3 pins4&12
TxBlkMk -TxBlkMk pins5&13
OK
OK
OK
OK
OK
TxUnCoded -TxUnCoded pins 5& 13
TxMode0 pin 7
TxModel pin 8
X
OK
OK
QPSK is mode 01 OK
Set signal generator to 300 MHz.
Set up profile #4:
BCH Mode
Bursted mode
Block length = 224
1 block per burst
192 bit times before the next burst.
8-ary
Coded
Connect the differential inputs of the Converter box to TxData Out P2 connector
and verify activity on DO -D3 and TxBlkMk.Verify TxUnCoded and TxMode (note :
TxMode signals are single ended).
DO -DO pins 1&9
D1 -D1 pins 2&10
D2 -D2 pins 3&I 1
D3 -D3 pins 4&12
TxBlkMk -TxBlkMk pins 5&13
XXXXXX
N/A
N/A
N/A
N/A
TxUnCoded -TxUnCoded pins 5& 13
TxMode0 pin 7
TxModel pin 8
N/A
OK
OK
8-ary is mode 10 OK
21
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Setup profile #5:
BCH Mode
Bursted
2 blocksperburst
First block 224 bits second block 480 bits
0 bit times between bursts
16-ary 8-wide
Uncoded
Connect the differential inputs of the Converter box to TxData Out P2 connector
and verify activity on DO -D3 and TxBlkMk.Verify TxUnCoded and TxMode (note :
TxMode signals are single ended).
DO -DO pins l&9
D1 -D1 pins 2&10
D2 -D2 pins 3& 11
D3 -D3 pins 4&12
TxBlkMk -TxBlkMk pins 5&13
Verify TxBlkMk is as below
OK
OK
OK_.._
OK
OK
OK
0.1
0.75usec I I
II
0.1 usec 0.1 usec
1.6usec I I 0.75usec I I 1.6usec
II il
0.1 useo
II
Ii
Fig 3
TxUnCoded -TxUnCoded pins 5& 13
TxMode0 pin 7
TxModel pin 8
X
OK
OK
16-ary is mode 11 t2K___._
22
Page A7 of 12
Setup profile #6:
BCHMode
Burst Mode
Block length= 224
1block perburst
0 bits betweenbursts
16-ary8-wide
Uncoded
Userbitsenabled
Connect the converter box to the Block Mark signal in P1 pins 5 and 13 and on
the O-Scope verify the TxBlkMk signal looks as below.
0.1 usec 0.1 usec 0.1 usec 0.1 usec
I 0.75usec I I 0.75usec I I 0.75usec I I 0.75usec I I
I U U U" U
Fig 4
TxBIkMkO is as shown above OK
5.3.1.3 User Bits
The following test verifies the USER bits are being generated by the TDE.
Connect a O-scope probe to the USER bits out on connector P3 and verify activity (note :
these are single ended signals).
USER0 - pin4, gnd on pin6
USER1 - pin3, gnd on pin7
USER2 - pin2, gnd on pin8
USER3 - pin 1, gnd on pin9
OK
OK
OK
OK
23
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5.3.2 Verify Block Profiles
The following tests verify the profiles generated by the TDE chassis
Set signal generator to 150 MHz.
Set up profile #7:
FHSC Mode
Bursted mode
2 blocks per burst
48 bit times between bursts
length of first block 224 bits
length of second block 480 bits
QPSK
Coded
Connect the converter box to the Block Mark signal in P1 pins 5 and 13 and on
the O-Scope verify the TxBlkMk signal looks as below (clocks refer to TxSysClkO).
TxBikMkO
I _cao_c,a_s leak, i l_oao_c_m ! _ca,_
_,_1 I I I
224 Bits 32 Bits 480 Bits 80 Bits
Fig 5
TxBlkMkO is as shown above OK
Set up profile #8:
FHSC Mode
Bursted mode
2 blocks per burst
48 bit times between bursts
length of fast block 480 bits
length of second block 224 bits
QPSK
Coded
TxfllkMkO
I 120_ c_m ! ec_
-J I
480 Bits 32 Bits
TxBlkMkO is as shown above
Fig6
OK
i I
224 _ 80 B_ts
24
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5.4 Functional Testing
Connect the RxBert signals to the uWave Logic error detector PNClk Out, I13,
to Clock In and PNData Out, J14, to Data In. In addition connect the Refl out to the -
Clock In of the error detector and the Ref2 Out to the -Data In of the error detector.Refl
and Ref2 are on the back panel of the TDE chassis.
5.4.1 Noise Generator, QPSK
The following functional tests validate the noise generator circuits performance
for QPSK signals.
Set up profile #9:
BCH Mode
Burst Mode
1 block per burst
Block length = 256
0 bit times between bursts
QPSK Single-symbol
Uncoded
Eb/No - 8 dB
Measure the Bit error rate 1.0xl0 -4 < 2.0E-4 < 3.0x10 -4
Set up profile #10:
BCH Mode
Burst Mode .
1 block per burst
Block length = 256
0 bit times between bursts
QPSK Single-symbol
UnCoded
Eb/No = 10 dB
Measure the Bit error rate 3.0x10 -6 < 4.5E-6 < 6.0x10 -6
Set up profile #11:
BCH Mode
Burst Mode
1 block per burst
Block length = 256
0 bit times between bursts
QPSK Single-symbol
Uncoded
Eb/No = 12 dB
25
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Measure the Bit error rate 7.0x 10-9 < .._.../_,I_._- < 2.0x 10 .8
5.4.2 Noise Generator, 16-ary
The following functional tests validate the lmise generator circuits performance
for 16-ary signals.
Profile # 12:
BCH Mode
Continuous Mode
16-ary 8-wide
Uncoded
Eb/No = 16 dB
Measure the Bit error rote 1.0x10 "4 < 1.5E-4 < 2.0x10 m
Profile #13:
BCH Mode
Continuous Mode
16-ary 8-wide
Uncoded
Eb/No = 18 dB
Measure the Bit error rate 2.0x10 -6 < 4.6E-6 < 6.0xl0 -6
Profile #14:
BCH Mode
Continuous Mode
16-ary 8-wide
UnCoded
Eb/No = 20 dB
Measure the Bit error rate 7.0x10 -9 < 2.3E-8 < 4.0x10 -8
26
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6.0 Theoretical Performance curves
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NOTE: ACTUAL TEST RESULTS ARE UNDERLINED ITALICS
1.0 Scope
This document describes the tests necessary to verify proper operation of the
BCH ASIC. AC tests verify the ASIC timing specifications. Performance tests verify
the functionality of the various modes of operation as well as the coding gain
performance.
ATP Software .-_ J'_
Signal Generalor Tx Unit Rx Unit
2.0 A DDlicable Documents
ESD 22581 BCH Specification
Assy- 179697 TDE Chassis Assembly
Assy- 179704 BCH Card Assembly
ATP Software
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3.0 Reauired Test Equipment
Model Description
WaveTek 3510
O-Scope
Hp 5334A
1630G
Tx660B
Rx660B
T-TBD
Assy 179697
A6302
Signal Generator
Tektronix 485
Counter/DVM
Hp Logic Analyzer
uWave Logic Data Generator
uWave Logic Error Detector
Converter box (#TBD)
TDE Chassis
Tektronix current probe
S/N
150154
150873
150389
134450
134451
001
Cal Due
9/92
9/92
10/92
4.0 S oecifications
4.1 Power Supplies
The tests shall be performed with the TDE power supplies adjusted to within
5% of their nominal value.
4.2 Environment
The tests shall be performed at 25° C + 5° C
Page B2 of 18
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5.0 Test Procedure
5.1 Purpose
The purpose of the following tests is to verify proper electrical characteristics,
functional performance and operational performance of the BCH ASIC. This will
validate the fabrication process, logic design, and conceptual design
5.2 AC Testing
Turn on the TDE and verify the front panel voltage indicator lights function.
+5.0 Volts +5.05
-2.0 Volts -2.0_
-4.5 Volts -4.56
-5.2 Volts -5.21
Turn off the TDE.
With the Signal generator set to a frequency of 10 MHz and a power level of 3
dBm, connect the signal generator, the PC and the GB 660B data generator to the TDE
(see fig 3 below).
PC
r
TDE
,18
J14
J13
On Back
J7
JO _"
,.IS <
GI-bCIk >_ CIkM
w_n_. _ DimOut
PN_k In [ CIkOut
Tx080 Bmt
- t TRe_
Fig 3
Insert the ATP software into the PC and run it by typing TDE.
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5.2.1 Control & Data Timing
The purpose of these tests is to verify the proper timing relationships for the
Clocks, Data and Block Mark signals
Set up test profile #1:
BCH Mode
16-PSK 8-wide
Continuous mode
Uncoded
Put a scope probe on pin K3 and N1 of the Bell ASIC and verify the timing of
the clocks TxDatClkE and TxDatClkL as shown below.
TxOatCIkE
Fig 4
TxDatClkE is as shown above OK
TxDatClkL is as shown above OK
Put a scope probe on pin P4 of the BCH ASlC and verify the signal TxBlkMkO is
as shown below.
............................... v .......... _ .......... v .......... • ........... • .......... "1......... "1......................................................... _........... : .......... .':"......... : ........................
' I i
.............................i ..i.................................: J _ _ , _ , i
.................................................................... :...........:'......................."...........i........... i.........
Fig 5
TxBlkMkO is as shown above QK
Put a scope probe on pin N4 of the BCH ASIC and verify the signal TxCodeClkO
is present.
A continuous clock exists at TxCodeClk OK
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SetupProfile #2:
BCH Mode
16-PSK8-wide
Burst mode
1 block per burst
Block length = 256 bits
0 bit times between bursts
UnCoded
Put a scope probe on pin M5 and N1 of the BCH ASIC and verify the timing
relationship between TxBlkMkI and TxDatClkE as shown below.
__ i ;.....TxBIkMkl _ _ 1 ¢Y_ _ i
i I<-- -._1 i
: = : i
" i _ _,-i--n-V-,7
...............................i ......i ..........i .........."...........'i..........
.................................................... .,..-...................................................................................... i.................................... !
I<--_ _ _ a,oy,a,,m .. 4_ oydui )
........ ;'-- r-r -- ._'-- ---" _.
i /li [
! g i "_
32 ao :kcyd_ ) 4 _ _c_si :
..................._.........J..........)...........i..........i..........) ........)........).........J...........i
Fig 6
Timing is as shown above OK
Put a scope probe on pin M5 and K3 of the BCH ASIC and verify the timing
relationship between TxBlkMkI and TxDatClkL as shown below,.
) ;-_-_ _- - -5- -- _/-_-_ --,_-- _ -- .;--- -4." -->i i ) )| ! ) ) ! ) .) ! i ) )
H i i
Fig 7
Timing is as shown above OK
Set up profile #3:
BCH Mode
Bursted mode
1 block per burst
Block length = 224
1280 bit times between bursts
QPSK Single-Symbol
Coded
Parity Disabled
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Puta scope probe on pins P4 and H3 and verify the timing relationship between
TxBlkMkO and TxGatClk as shown below.
Fig 8
Timing is as shown above OK
Put a scope probe on pins D12 and G13 and verify the timing relationship
between RxBlkMkO and RxDatClk as shown below.
............................................................................... i ....................
let---
' , i 7/---
__ _=d_ _
axo,,tcak '_--l_rl__=k._i i i
Fig 9
Timing is as shown above OK
5.2.2 Parity Bit Timing
The purpose of this test is to verify the parity bits are clocked out of the BCH
ASIC chip when parity is enabled.
Set up profile #4 :
BCH Mode
Bursted mode
1 block per burst
Block length = 256
1280 bit times between bursts
QPSK Single-Symbol
Coded
Parity enabled
Page B6 of 18
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Putascopeprobeon pinsG13andD12 andverify thetiming relationship
betweenRxDataClkandRxBlkMkO shownbelow.
Fig I0
Timing is as shown above OK
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5.3 Performance Testing
5.3.1 Continuous Mode BER Performance
Profiles #5 - 11 are intended to demonstrate the performance gains obtained by
the BCH CODEC ASIC in the continuous mode for both QPSK and 16-ary modulation
modes. In addition, they demonstrate the CODEC's ability to acquire the code word
position.
Set up profile #5:
BCH Mode
Continuous Mode
QPSK Single Symbol
Coded
Eb/No = 99
Verify error free performance
Profile #6:
BCH Mode
Continuous Mode
QPSK Single Symbol
Coded
Eb/No = 6 dB
Measure the Bit error rate
X Problem with DATCLKE - r_.er to Final
Reoort. BCH is LOCKED.
X < 4.0x10 -4
Profile #7:
BCH Mode
Continuous Mode
QPSK Single Symbol
Coded
Eb/No = 7 dB
Measure the Bit error rate X < 1.0x10-5
Profile #8:
BCH Mode
Continuous Mode
QPSK Single Symbol
Coded
Eb/No = 8 dB
Measure the Bit error rate ,. X < 7.0x10 -8
Profile #9:
•Page B8 of 18
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BCH Mode
ContinuousMode
16-ary8-wide
Coded
Eb/No = 14 dB
Measure the Bit error rate
Profile #10:
BCH Mode
Continuous Mode
16-ary 8-wide
Coded
Eb/No = 15 dB
Measure the Bit error rate
Profile #11:
BCH Mode
Continuous Mode
16-ary 8-wide
Coded
Eb/No = 16 dB
Measure the Bit error rate
-g2g..ff_LA_.L__-
3.8E-7. 4.1E-7
1E-9. 3.5E-9
< 7.0x 10 -5
< 2.0x10-6
< 2.0x10-8
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5.3.2 Continuous Mode Codeword Acquisition Time
Profiles #12 - 19 are used to measure codeword position acquisition times for the
CODEC's 8 different lock thresholds.
Set signal generator to 8 KHz. Acquisition is indicated by the LED CR2 mounted
on the BCH card.
Profile #12:
BCH Mode
Continuous Mode
16-ary 8-wide
Coded
Eb/No = 16 dB
Lock Threshold 0
Measure the time to acquisition
Profile #13:
BCH Mode
Continuous Mode
16-ary 8-wide
Coded
Eb/No = 16 dB
Lock Threshold 1
Measure the time to acquisition
Profile #14:
BCH Mode
Continuous Mode
16-ary 8-wide
Coded
Eb/No = 16 dB
Lock Threshold 2
Measure the time to acquisition
Profile #15:
BCH Mode
Continuous Mode
16-ary 8-wide
Coded
Eb/No = 16 dB
Lock Threshold 3
5, 12, 13
11.13.16
17. 16. 14
seconds
seconds
seconds
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Profile #25:
BCH Mode
Burstcd Mode
QPSK Single-symbol
Coded
10 Blocks of Icngth224
I Block of length480
32 Bit times between bursts
Eb/No = 8 dB
Measure the Bit error rate 1.OE-_
Profile #26:
BCH Mode
Bursted Mode
16-ary Single-symbol
Coded
10 Blocks of length 224
1 Block of length 480
32 Bit times between bursts
Eb/No = 14 dB
Measure the Bit error rate 3.0E-5
Profile #27:
BCH Mode
Bursted Mode
16-ary Single-symbol
Coded
10 Blocks of length 224
1 Block of length 480
32 Bit times between bursts
Eb/No = 15 dB
Measure the Bit error rate 7.0E-7
< 1.0x 10 -7
< 2.0x10 -4
< 3.0x10 -6
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PutthesignalUSERerroroutof thebackpanelon thecounterandverify no
activity OK
Profile #31:
BCH Mode
Bursted Mode
16-ary 8-wide
Coded
10 Blocks of length 256
1 Block of length 512
32 Bit times between bursts
Eb/No = 14 dB
User bits enabled
Put the signal USER error out of the back panel on the counter and verify activity
OK .
5.3.7 Throughput Delay
Profiles #32 and 33 are used to establish the total delay through the encoder and
decoder and show it is independent of the mode Coded/UnCoded.
Profile #32:
BCH Mode
Bursted mode
1 block per burst
Block lengt h = 256
1280 bit times before the next burst.
16-ary 8-wide
Coded
Put a O-scope probe on TxBikMkI pin M5 and a O-scope probe on RxBlkMkO
pin D12 and measure the delay between the two signals.
...........................................T..........r..................................
TxBIl_4kl i
FIxBkMkO
i........... ! ....................................................................................
i Moss_n_:f0ol
i ., i
i l
..- i
i , ;
1.
i/
Fig 11
Measured Delay is 986 BITS (16-a_ 8-wide)
948 BITS (16-a_ Single-symbol_
920 BITS (OPSK Single-_mbo!)
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Profile #33 :
BCH Mode
Burstedmode
1block perburst
Block length= 256
1280bit timesbeforethenext burst.
16-ary8-wide
Uncoded
Puta O-scopeprobeon TxBlkMkI pin M5 anda O-scopeprobeon RxBlkMkO
pin D12 and measure the delay between the two signals. Compare the two delays
measured above, they should be the same.
Measured Delay is
The delays are the same
986 BITS (16-a_ 8-wide}
OK
5.3.8 Single-Symbol Interface
Profiles #34 and 35 are used to demonstrate the single-symbol interface
capability of the BCH ASIC.
Profile #34 :
BCH Mode
Bursted mode
1 block per burst
Block length = 224
1280 bit times before the next burst.
QPSK Single-symbol
Coded
Eb/No = 99
Put a scope probe on pins D12 and G13 and verify the timing relationship
between RxBlkMkO and RxDatClk shown below.
_12c_,_cy,_ :. s_c_ockok_ -._ i .."
__A I ,,
i : .
i _ _2c_cyc_ SSS..'do__ i
_---'_ '---7A _ i__J
iH" " |u i i 'RxDatCIk i :
= _ = _.......................=...........................................i i i ....................j
..................................................... -2..........;..........J...........
Fig 12
Timing is as shown above OK
Performance is error free OK
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Profile #35:
BCH Mode
Burstedmode
1block perburst
Block length= 256
1280bit timesbeforethenextburst.
16-arySingle-symbol
Coded
Eb/No = 99
Puta scope probe on pins D12 and G13 and verify the timing relationship
between RxBlkMkO and RxDatClk shown below.
.................................................................._ ....i ......................... "...........' ..................._...... -"................. : ...................................
_-t ! t -7/ .... .,_'-- _ -- ..'-- -f -- _ _ -- _ _ --_ i
i ! i ._-i--M i i_
........._2__.......i .......i_ ..........J_ ....]
Fig 13
Timing is as shown OK
Performance is error free OK
Testing Performed By :
QC Wimess/Monitor :
Accepted By :
Greg P Segallis. Harris
Robert Jones. NASA LeRC
6/15/92
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BCH ASIC
PN 66948 179696
Features
• Encoder and Decoder on a single chip
• Up to 4 dB of gain at 10-8 BER
• CMOS design
• Modem Ambiguity Resolution
Circuitry
• Bursted or Continuous formats
• Code Rates of 7/8 to 15/16
• Interface widths of 1, 2, 4 or 8 bits
• Programmable lock and unlock
thresholds
• Outputs error locations for soft
decision
applications
• Available in 132 Lead Pin Grid
Array(PGA)
Description
The Harris -NASA CODEC is
a high speed, low power CMOS triple
error correcting Bose-Chaudhuri-
Hocquenghem (BCH) block CODEC.
Data can be clocked into the device 1,2,
4 or 8 bits at a time.
A single control line (block Mark ) is
used to control the length of the block
and to concatenate blocks. When the
CODEC is used in the continuous mode
the CODEC can generate the block
mark signal internally. In either case
the CODEC generates a gated clock for
clocking data to and from the user.
Several mode control signals are
sampled on the rising edge of the block
mark signal. From block to block these
mode signals are allowed to change
resulting in the CODEC being able to
change modes on block boundaries.
Programmable lock and unlock
thresholds enable the CODEC to
operate reliably under a variety of
modulation modes and environments•
Many of the control signals
internal to the CODEC along with the
Error locations corrected by the
CODEC are also available. These
signals enable the CODEC to be used in
more elaborate coding schemes such as
Chase soft decision decoding.
Data Source
Data Sink
___.T.xGaJ_¢_
Td)ata 8.
J
4
CODEC [ I
ASIC
_____ENCODER
_ DECODER
TxC_I_ It. '_I I
TxCadat_l( _ Modulator
"r_RIkMk
P.x_t'JdA R.
F_x_d_lk
_kMk I Demodulator [<I
Channel
Typical Application
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TxS_Sy,m
US_I / 4 >
TxBIkMId
>
TxData /a >
TxDaICIkL
<
TxDIdCIkE
<
TxGatC& >
TxlntBIkMk >
TxUnCodedl )
Input
Fomlatter
Circuits
TxData t 18 ,,,.
TxDatCIk'
>
USER / 4 _._
TxBIkMk
TxUnCoded
Encoder
TxCode / 16
TxCodeOk
>
TxBU_k
>
TxUr_..od(_:l
>
l
Output
FormaRer
Circuits
TxCode / 8 _._
TxCodeCIk
TxBIkMkO )
TxUnCodedO >
Encoder Block Diagram
The encoder circuits consist of the Input Formatter, the Encoder, and the Output Formatter. The
input formatter generates the gated clocks TxDatClkL and TxDatClkE for clocking data from the user
and formats the input data from the user interface width (1, 2, 4 or 8 bits ) to the 16 bit word processed
by the encoder. In addition the Input Formatter registers the 4 USERI bits inserted by the encoder into
the code word. These 4 bits are unprotected bits inserted at the end of a code word. They are provided
for order wire applications. The code word is formatted back into the user interface width by the Output
Formatter. The signals TxBlkMkO and TxUnCodedO are the signals TxBlkMkI and TxUnCodedl
delayed by the encoder delay. They are coincident with code word boundaries. Bursts of almost any
length can be generated by concatenating blocks. If the encoder is used in the continuous mode it can
generate its own code word boundaries. If the control line TxIntBklMk is forced high a Block Mark
signal is internally generated. This results in code words of length 288 bits. Below is an example of a
burst of length 1280 bits formed by the concatenating of 4 code words of length 256 bits and one code
word length 418 bits.
/ d t
codeword 1 d2
burst of 1280 bib
000
ooo !i_!i
32 par_y b_ sdded by encoder
384 bits
416 bi13 '_l
Concater_ted blocks
Encoder definitions:
USERI[3-0] :
TxGatClk :
TxDat[7-0] :
Four input lines for the unprotected USER bits to the encoder. These bits are sampled
by the Block Mark signal.
Continuous clock to the encoder. This clock is "anded" with the Block Mark signal to
generate the gated clocks to the user. The rate of this clock is the encoded symbol rate.
The user data interface. Legal interface widths are 1, 2, 4 and 8.
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TxBlkMkI :
TxUnCodedl :
TxMode[0-1] :
TxSinglSymb :
TxIntBlkMk :
TxDatClkE :
after
TxDatClkL :
TxCode[7-0] :
TxCodeClk :
for
TxBlkMkO :
TxUnCodedO :
TxReset :
The user supplied Block Mark signal. Legal signal is 224 bits to 480 bits high ,in 16 bit
increments, followed by at least 32 bits low. Note if block mark is left low for more
than 32 bit times it must remain low for at least 40 bit times This is decause the burst
mode of operation is assumed and resets occur at the end of a burst. For an the interface
width of $ bits a valid signal is 28 to 60 TxGatClks high, in 2 clock increments,
followed by at least 4 TxGatClks low.
A logic 1 indicates the block is not to be coded. This signal is sampled on the rising edge
of TxBlkMkI. :Note this does not effect the delay of the eneoder.
These signals along with TxSinglSymb are used to specify the interface width.
A logic 1 indicates the interface width is other than 8 bits.
A logic 1 causes the eneoder to generate the block mark signal internally. The internal
block length is 288 bits.
One of two gated clocks generated by the encoder. The clock turns on one clock cycle
TxBlkMkI goes high. This is one clock cycle before the encoder expects to see data.
One of two gated clocks generated by the encoder. This clock turns on two clock cycles
after TxBlkMkI goes high.
The user code interface width. Legal interface widths are 1, 2, 4 and 8. This interface is
always the same as the TxDat[7:0] interface.
A gated clock generated by the encoder for clocking data to the modulator. It is active
the duration of a burst. In the continuous mode it is a continuous clock.
The TxBlkMkI signal delayed by the delay of the encoder.
The TxUnCodedI signal delayed by the delay of the encoder.
A logic 1 resets all the registers with in the encoder.
2
RxUnCoOe(l
RxCoOC_kJ
l
Rxm,_kt Syndrome
Calculator
F
RxCode
RxDe_CIk'O
Rx_kMkO
R_JnCodedO
Outout
Formatter
RxUnCodecl
Lock
Detect
Decoder Block Diagram
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The decoder circuits consist of the following functional blocks the Input Formatter, the
Ambiguity Re.solver, the Syndrome Calculator, the Error Location Calculator, the Data Delay, the
Output Formatter and the Lock Detector. The actual decoding function is performed by the Syndrome
Calculator, the Error Location Calculator and the Error Corrector circuits. The Input Formatter formats
the user interface to the 8 bit interface of the Ambiguity Resolver while the Output Formatter formats the
16 bit interface of the encoder to the user interface.
Code words are clocked into the decoder with the RxCodClkI. When the chip is used in the
bursted mode the control signal RxBlkMkI is used to indicate code word boundaries. If RxlntBlkMk is
high the Input Formatter circuits assume the decoder is in the continuous mode and a Block Mark is
internally generated. In this mode SlipSymbEn to the Input formatter is forced high and AmbTry from
the Lock Detector is strapped to SiipSymbI. The Input formatter then slips the internally generated Block
Mark signal until it is coincident with the incoming code word boundaries.
The Ambiguity Resoiver is user to resolve PSK carrier phase ambiguities. This circuit is able to
resolve BPSK, QPSK and 16 PSK phase ambiguities. This circuit is enabled by a logic I on the PhaseEn
pin to the Ambiguity resolver. In the continuous mode if AmbTry is tied to PhaseTryI and LastPhase is
tied to SlipSymbI the Input Formatter, in conjunction with the Ambiguity Re.solver and the Lock
Detector, can resolve both the code word boundaries and carrier phase ambiguities.
The Data Delay circuits are pipe lined registers used to delay the code word while the Syndrome
Calculator and the Error Location Calculator perform their functions. The delay (in bits) of the decoder
is independent of the mode of opperation.
The Lock Detector generates several signals which can be used to evaluate the condition of the
eneoder. The signal Locked indicates the decoder is locked. Six control lines select between 8 set
thresholds and 8 release thresholds. In addition to the Locked signal the decoder outputs BoundErr
OutBounds and UnCorr. These signals indicate if the errors occured at the code word boundaries,if the
errors occured outside the code word boundaries (this is only valid for code words less than (480, 512)
bits) or uneorrectable errors occurred with in a single code word.
The encoder also outputs the bit locations with in a code word the encoder changed. This
information is available for applications where multiple decoders are used to improve coding
performance. One such application is the Chase Soft decision decoding scheme which is currently under
devlopment at Harris.These bits could alos be used to mointor the bit error rate performance of the link.
Decoder Definitions:
RxCode[7-0] :
RxBlkMkI :
RxCodeClk :
RxUnCodedI :
RxSinglSymb :
RxMOd[ 1-0] :
RxlntBlkMk :
LoeEn[2-O] :
LocEn[5-3] :
RxDat[7-0] :
RxDatClk :
RxBlkMkO :
RxUnCodedO :
UserO[0-3] :
Locked :
The decoder code word interface. Legal interface widths are 1, 2, 4 and 8 bits.
The user supplied encoder block mark signal. This signal is used to indicate valid code
word boundaries to the decoder.
The user supplied decoder clock. This is a continuous clock at the coded interface rate.
A logic 1 indicates the next block is uncoded. This signal is sampled on the rising edge
of RxBlkMkI. Note it c]oes not effect the delay of the decoder.
A logic one sets the interface width to the symbol width indicated by the signals
RxMod[1-O]. Note 8-ary ( 3 bit interface ) is not a legal interface width.
Indicates the signaling mode, BPSK, QPSK, 8-PSK or 16-PSK. This information is
used by the interface mode control circuits and the carrier phase ambiguity circuits. Note
the ambiguity circuits cannot resolve 8-PSK carrier phase.
A logic 1 causes the decoder to generate the block mark signal internally. In this mode
the blocks are forced to 288 bits.
Three lines used to select between 8 lock thresholds.
Three lines used to select between 8 unlock thresholds.
Interface used to transfer decoded data to the user. Legal interface widths are 1, 2, 4 and
8 bits.
A gated clock used to transfer decoded data back to the user.
The RxBlkMkI signal delayed by the delay of the decoder.
The RxUnCodedI signal delayed by the delay of the decoder.
The 4 USER bits removed by the decoder Theses are the 4 USER bits appended by the
encoder
A logic 1 indicates the decoder is locked.
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BoundErr :
OutBounds :
UnCorr :
AmTry :
Last Phase :
ErrLoc[8-0] :
LocValid :
LocEnl :
LocEn2 :
LocEn3 :
ParityEn :
PhaseEn :
PhaseTryI :
SlipEn :
SlipSymbl :
Fault :
RxReset : "
TxScan :
TxScanClk :
TxScanIn :
TxScanO :
RxScan :
RxScanClk :
RxScanIn :
RxScanO :
A logic 1 indicates the errors detected or corrected are concentrated at the code word
boundaries.
A logicl indicates the errors detected were outside of the code word boundaries. This
signal only has meaning for code words smaller than 512 bits.
A logic 1 indicates there were more than 3 errors in a code word.
A logic 1 indicates there is a problem with either the carrier phase or RxBlkMkI phase.
A logic one indicates the carrier phase ambiguity circuits have tried all the possible
phases for the modulation mode indicated.
Interface used to transfer the error locations corrected in by the decoder. Note location 0
indicates no bit change occurred.
A logic 1 indicates the error locations calculated by the decoder are valid.
A logic 1 forces the first error location corrected to appear on the ErrLoc interface.
A logic 1 forces the second error location corrected to appear on the ErrLoc interface.
A logic 1 forces the third error location corrected to appear on the ErrLoc interface.
A logic 1 allows the decoded code word parity bits to be clocked out at the end of the
data bits.
A logic 1 enables the carrier phase ambiguity circuits.
A rising edge causes the phase ambiguity circuits to try the next carrier phase.
A logic one enables the internal block mark generator slip symbol circuits.
A rising edge causes the internal block mark generator circuits to slip one RxCodClk
cycle.
A logic one indicates the decoder fault isolation circuits have detected a fault. The
CODEC chip has failed.
A logic 1 resets all the registers in the decoder.
A logic 1 forces the encoder into the scan test mode.
Encoder scan clock.
Encoder scan testing input.
Encoder scan testing output.
A logic I forces the decoder into the scan test mode.
Decoder scan clock.
Decoder scan testing input.
Decoder scan testing output.
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( Bottom View )
USERI3 B l
USERI2 C2
USERI1 D3
USERI0 C 1
TXGATCLK H3
TXDAT7 H2
TXDAT6 HI
TXDAT5 J1
TXDAT4 J2
TXDAT3 LI
TXDAT2 K2
TXDAT I M 1
TXDAT0 L2
TX'BLKMKI M5
TXUNCODED I D 1
TXMOD 1 F 1
TXMOD0 G1
TXSNGLSYMB E3
TXINTBLKMK G3
TXDATCLKL K3
TXDATCLKE N l
TXCODE7 L3
TXCODE6 P 1
TXCODE5 N2
TXCODE4 M3
TXCODE3 P2
TXCODE2 N3
TXCODE1 M4
TXCODE0 P3
TXCODECLK N4
TXBLKMKO P4
TXUNCODEDO D2
TXRESET C3
TXSCAN F2
TXSCANCLK F3
TXSCANIN E 1
TXSCANOUT E2
FAULT A7
PARITYEN A 13
SLIPEN
SLIPSYMBI
PHASEEN
PHASETRYI
LOCEN3
LOCEN2
LOCENI
LKTHRSH5
LKTHRSH4
LKTHRSH3
LKTHRSH2
LKTHRSHI
LTTHRSH0
RXCOD7
RXCOD6
RXCOD5
RXCOD4
RXCOD3
RXCOD2
RXCODI
RXCOD0
RXCODCLKI
RXBLKMKI
RXUNCODEDI
RXMOD I
RXMOD0
RXSNGLSYMB
RXINTBLKMK
LOCVALID
ERRLOC8
ERRLOC7
ERRLOC6
ERRLOC5
ERRLOC4
ERRLOC3
ERRLOC2
ERRLOC 1
ERRLOC0
LOCKED
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MI0
Nll
Ci2
B13
Bll
All
CI0
C9
B9
A9
A8
B8
C8
FI3
F12
El4
DI4
El3
Cl4
Dl3
El2
B14
Al4
Nl3
LI3
Ll4
Ml2
KI2
Al2
A6
B6
C6
A5
A4
B5
A3
B4
C5
Cll
BOUNDERR
OUTBOUNDS
LASTPHASE
UNCORR
AMBTRY
USERO3
USERO2
USERO 1
USERO0
RXDAT7
RXDAT6
RXDAT5
RXDAT4
RXDAT3
RXDAT2
RXDAT 1
RXDAT0
RXDATCLK
RXBLKMKO
RXUNCODEDO
RXRESET
RXSCAN
RXSCANCLK
RXSCANIN
RXSCANOUT
TEST/NORM"
VCC
GND
TESTS-0
A2
BI2
B7
M7
B3
M6
N6
P6
P7
K13
K14
J12
.113
J14
HI4
H13
H12
D12
P14
N5
Ml4
L12
M13
N14
Pl2
Al, AI0, B2,
C7, C13,
Gl2, G14, J3,
Mll
Bl0, C4, F14,
G2, K1, M2,
N7, NI2, P5,
Pl3,
M8, N8, P8,
P9, N9, M9,
Pl0, P1 l,
N10
OF POOR QUALITY
Transmit Mode Select
TxModel
0
TxMode0
0 BPSK
0 1 QPSK
1 0 8-ARY
16-ARY
Receive Mode Select
RxModel RxMode0
0 0 BPSK
0 1 QPSK
1 0 8-ARY
1 1 16.-ARY
Lock Tresholds
LkTresh2
0
0
0
LkTreshl
0
0
LkTreshO
P 0
i 1
I
2 of 8 uncorrectable blocks
3 of 8 uncorrectable blocks
4 of 8 uncorrectable blocks
6 of 8 uncorrectable blocks
0
0
0
4 of 16 uncorrectable b!ocks
6 of 16 uncorrectable blocks
8 of 16 uncorrectable bl,ocks
12 of 16 uncorrectable blocks
UnLock Tresholds
LkTresh5 LkTresh4 LkTresh3
0 0 0 15 of 32 uncorrectable blocks
0 0 1 17 of 32 uncon'ectable blocks
0 !9 of 32 uncorrectable blocks
0 1 1 23 of 32 uncorrectable blocks
1 0 0 30 of 64 uncorrectable blocks
1 0 1 34 of 64 uncorrectable blocks
1 1 0 38 of 64 uncorrectable blocks
1 1 1 46 of 64 uncorrectable blocks
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Power Consumption
mWatt
400 mWatt
300 mWatt
200 mWatt
100 mWatt
10 KHz 100 KHz 1 MHz 10 MHz
Absolute Maximum Ratings Over Specified Temperature Range
Condition/Characteristic Range
Supply voltage range, Vss -0.3 V to 7.0 V
Input voltage range -0.3 V to 7.0 V
Output voltage range -0.3 V to 7.0 V
Continuous power dissipation -0.3 V to 7.0 V
Operating free air temperature 0°(3 to 70 °C
Storage temperature -40 °C to +125 ° C
Recommended Operating Conditions
Operating Condition Min Nom Max Unit
Supply Voltage Vss 4.75 5.0 5.25 Volts
Vin high 2.0 Volts
Vin low 0.8 Volts
Vout high 2.4 Volts
Vout low 0.5 Volts
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